The paper is summarized in Section 5. The block diagram of the SerDes architecture is shown in Figure 3. The system uses equalization at the transmitter, linear equalization and DFE at the receiver.