Abstract: This brief proposes a structure to enhance the bandwidth of type-I sub-sampling phase-locked loops (SSPLL) without compromising the loop stability. A voltage-controlled delay line (VCDL) is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results